Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15539 Discussions

Iteration limit 5000 reached at time X ns.

akhal10
Beginner
613 Views

Hi,

I'm an absolute beginner to this world, i've made a schematic for my design then compiled it (which done successfully) then run the simulation first i hadn't set any input to high and everything worked fine but when i set whatever input to high (except the clock for sure) i got "Iteration limit 5000 reached at time X ns." error, where "X" is the time i set the input pin to high. so what's the problem and how to fix it?

 

environment:

  • Quartus prime lite 18.1 Linux version
0 Kudos
1 Reply
Vicky1
Employee
165 Views
Hi Abdullah, This issue may occur because of delay.. Could you please provide the schematic & corresponding HDL code for the design used? Regards, Vikas
Reply