Community
cancel
Showing results for 
Search instead for 
Did you mean: 
mode
Beginner
304 Views

LVDS IO error

Hi, again

I try very simple case as attached.

But It is same error result.

Please advice how to interface lvds IO input by primitives

Thanks

0 Kudos
3 Replies
118 Views

Hello,

Can you give me the device part number ? Did you check the clk1(n) is connected to the clk_n pin of the device ?

 

Thank you ,

 

Regards,

Sree

mode
Beginner
118 Views

FPGA Part number is EP4CE15F17C8N (Cyclone iV)

However i find the reason that is naming of negative pin.

Whenever define one of differential pin, tool generate name(n) automatically.

After that i annotate back it to Design PIN.

This is error happen.

Can you teach me how to process differential PIN define correctly?

 

Thanks

David

 

118 Views

There are many ways you can do ; usually way i do is assign the signal I/O standard as "LVDS " and assign the xxx_p pin in the pin planner or assignment editor or qsf assignment, then xxx_n will automatically assign by the tool .

 

Hope helps ;

 

Thank you,

 

Regards,

Sree

Reply