Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16753 Discussions

Line out port de1 .. help !

Altera_Forum
Honored Contributor II
‎11-30-2013 03:25 PM
1,093 Views

Hi all ..  

my project is alarm clock ..  

 

and i'm going to write the code using Verilog code but one thing that i don't know how to use it :( 

 

the LineOut port on altera DE1  

 

how can i write the code to get sound when the alarm done?  

 

and can de1 generate sounds?? or i must line in sound to get it out ?  

 

any one can help me with that?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-11-2013 12:59 AM
228 Views

I'm pretty sure that's the point of the class.. 

 

Learning verilog. And figuring out how to talk to the hardware.. 

 

I haven't looked at the DE1 lately, but there should be a codec between the FPGA and line-out. First dig up the datasheet for that part, and figure out how to send data to it.. (Most likely an I2S interface) 

 

Then write the verilog code to send some 1-KHz to 5 KHz tone tone to the CODEC, for Line-out. 

 

If you can make it make a tone, you can then work on the alarm clock portion. 

 

Pete
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.