- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everyone,...
May I ask you a question,.. How to effectively reload design in ModelSim? I used Altera Quartus II v 9.1 and ModelSim 6.5b Altera Edition, I created a design in VHDL and I want to simulate it in ModelSim. So far I managed to create test bench for my design by exporting the Quartus Simulator *vwf file to *vht file, and then by clicking Tools -> Run Eda Simulation Tool -> EDA RTL Simulation, ModelSim load my design I it simulate my design... And my problem is when I changed the VHDL design in Quartus, how to effectively reload my design into ModelSim, so the ModelSim will simulate it like when I click "EDA RTL Simulation" menu. So far, I need to close and then reclick "EDA RTL Simulation" menu so the ModelSim resimulate my design... Does anyone know the answer? Any kind of help will be appreciated... Thanks...Link Copied
6 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I don't run simulations in Modelsim from Quartus, I write my own TCL scripts. But AFAIK, when you click on EDA RTL Simulation, Quartus generates a tcl script (with a .tcl or .do extension) and run Modelsim on it.
If you can find the name of that srcipt, in the Modelsim console you can just typedo scriptname
to recompile everything and run the simulation.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
restart -f
On the modelsim command line.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
restart -f resets the simulator and allows you to start the simulation again, but doesn't recompile the VHDL files, at least not on my setup... If you modify the design I don't think it will be taken into account with a restart -f.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks guys...
I found the script, and reexecute the script is a good solution. Thanks... Anyway in ModelSim waveform window there is sampler port, at least in my design, do you know what is that exactly? Thanks again...- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
keep in mind you should be able to reuse the NativeLink .do script as long as you don't add any new HDL files to your project. in this case you'll need to re-run Run RTL Simulation, or directly edit the .do file.
i find it useful to run Run RTL Simulation once to get a .do file, then edit it to my liking and configure NativeLink to use my edited script rather than regenerating each time. again the downside is that you'll need to add new HDL files to the .do yourself or have NativeLink make a new one for you.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Okay...
Thanks for your answer thepancake. I appreciate that... :)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page