- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In the Quartus project I have a .v file declaring a set of parameters that are used in different modules.
When I launch Modelsim AE from Quartus, the compilation fails because of the error "Global declaration is illegal in Verilog 2001". Without global declaration I have to declare the same parameter repeatedly in every .v file, which is very inefficient. Is there anyway to workaround this problem?Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page