Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Modelsim | Help with apply-wave

DonCajone
New Contributor I
1,100 Views

i have a little problem with my manager input ( W ) i can't find TIME PERIOD for my project ( For W )

DonCajone_0-1666949638226.png

( On photo W have constant 1, but in project it have change beatwen 0 and 1 )

So, if someone know how calculate Time period for W, please explaine how u found it 

 

0 Kudos
8 Replies
sstrell
Honored Contributor III
1,049 Views

Without seeing the design or some code, there's no way to know.  Can you provide that and more details on what you're expecting?

0 Kudos
DonCajone11
Beginner
1,010 Views

Link on project click

 

screenshot:

DonCajone11_0-1667245584163.png

 

and screenshot of Lab3_11( where idk which time set to W

DonCajone11_1-1667245638292.png

DonCajone11_2-1667245676966.png

 

0 Kudos
Ash_R_Intel
Employee
1,024 Views

Hi,

What frequency are you driving the signal? Is it from testbench or forcing it in waveform?


Regards


0 Kudos
DonCajone11
Beginner
1,009 Views

i dont understand ur question :c, but its i a little bit stuoid :3, i try explain what i want:

 

I have pin W, its enable pin for project Lab3_11, in ModelSim i dont know whitch time i have set for get those lines ( on screenshot ) , so my main problem its which time set for pin W in ModelSim to get those lines ( YA ( my MUX ) have be same with YB( common MUX in Quartus ), but enable pin W ruin me evrething :c )

 

DonCajone11_3-1667246134107.png

its when i set W constant = 1

0 Kudos
sstrell
Honored Contributor III
1,008 Views

W is coming from an input pin so its period/frequency would depend on whatever is driving that input from the board, outside the FPGA.  There's no info here to determine that.

0 Kudos
Ash_R_Intel
Employee
982 Views

Hi,

The issue is still not clear to me. Input W looks like a static input and not a clock. What do you mean when you asked TIME PERIOD for W, in your first post?

As I understand from the block diagrams that you pasted, input W has no effect on output YB. Its acts as enable for output YA only. If W = 1, both the outputs YA and YB behave as a mux. But if W = 0, YA will probably always be 0.

 

Regards

0 Kudos
DonCajone
New Contributor I
979 Views
Yep, input W - static 1, but i set static just for example, in project i have to set clock/counter, change between 1and0, main problem: I don't know how/which time set( in apply wave )

W its like enable input

And yep, its 2 mux, YB standart mux, which in quartus, YA its own mux
0 Kudos
Ash_R_Intel
Employee
947 Views

Hi,

Your query is application specific, so it depends upon how frequently the higher-level module is going to change the input.

I think for testing purpose, you can just provide any frequency. The outputs should change accordingly.


Regards


0 Kudos
Reply