- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have been trying to get the Avalon-MM design programmed on my Stratix V GX FPGA Development Kit. I finally got it to compile on an old version of Quartus since the newer versions are not compatible with the design. I have tried to then program my board with the design but I run into the error above. I have been able to program the board successfully in the past and have no idea why it stopped working now. I made sure all the DIP switches are in the correct factory default positions but that did not fix the issue. I am on my second FPGA board since the first one stopped working like my second just stopped and also gave me the same error. Everything suggested to me to fix it requires that I can program with the board in Quartus or can connect to the BTS or BUP which I cannot do. The BTS gives me the error: "Connecting to the target... java.lang.Exception: No USB Blaster detected. Please check connections and restart the program". When I try to program on Quartus, it will recognize the USB_Blaster II but gives me the error "Unable to scan device chain. On-board programming hardware is disabled". Please help, I have had nothing but problems with these FPGA boards, with Quartus not programming, designs specific to my FPGA not compiling, other issues and now this.
Link Copied
- « Previous
-
- 1
- 2
- Next »
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I know that this is hard but I suspect that the issue is due to this device which cause JTAG chain is broken.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
If you are not able to remove it then I couldn't figure out a way to debug the issue on the JTAG Chain
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hello Jwrig25, I had the same problem, lets try with the configuration of dip switches for the Board Test System in the FPGA User Guide
cheers
Jose G.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page
- « Previous
-
- 1
- 2
- Next »