Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16610 Discussions

PHY IP Base-R Compilation Error Peak Memory

Altera_Forum
Honored Contributor II
‎10-20-2016 10:11 PM
1,050 Views

Hi, 

 

I am trying to use the SFP+ connectors from the 10G BASE-R megafunction on a Stratix V FPGA. I just want to connect the two SFP+ ports with a external cable and do BER testing on the system. However, when I try to compile the design with the PHY IP core, I get the error: 

 

Error: Peak virtual memory: 844 megabytes 

Can anyone help me with debugging this?  

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-22-2016 08:16 AM
349 Views

Enlarge your page file size on Windows. 

Use a PC with a higher performance, specially more RAM.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.