10-23-2017 07:18 AM
Hello,I am using Quartus Prime 17.0 version. In that when I am using PLL IP for clock generation, then during simulation I am not getting continuous clock at the output rather getting continous clock for some cycles and then a sudden high or low and after some input clock cycles again it gets continous, same sequence is followed again and again. Please it would be great if anyone would help me with this.
10-23-2017 08:33 AM
what is the status of the locked signal? could be that the PLL has not locked yet.Otherwise, is there a real need to simulate the PLL in your testbench? It can often take a long time to lock and can be rather slow. If your UUT is something other than PLL, its usually easier just to generate the clocks in the testbench.
10-23-2017 08:55 AM
Hello,Thanks for the answer but locked signal is working fine. Its like I am getting the required frequency at the output, but the clock generated, is not continuous. And yes there is requirement to use PLL.