Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
How can I get frequency value or clock multiplication (division) factor from PLL block in schematic to use it in other blocks. Is it possible to send these parameters to PLL as input parameters from outside? P.S. I'm using VHDL. Thanks a lot.
Unfortunately, the MegaWizard-generated output files are not set up to pass parameters in. You would have to hand-modify the underlying .vhd file to do this. Then you can pass the parameters in from the next highest up hierarchical module. This is relatively simple to do with source code. I'm not sure how you could do this with schematic.
