Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

PLL in LVDS mode, Cyclone II

Altera_Forum
Honored Contributor II
‎01-19-2011 02:37 PM
1,172 Views

Apologies if this has been covered before, I did a quick search of the forum.. 

 

This is my first time using LVDS with our Cyclone II device. I've used the ALTLVDS megafunction deserialiser and it seem to be just what I want. So far so good. 

 

I also want to create a 10x LVDS clock output using a PLL. I can't get the "Create PLL in LVDS mode" button to light up. Does this not work in Cyclone II? 

 

If I try to define a standard PLL pin output as LVDS, the fitter rejects it. If I send a single ended PLL clock signal to a LVDS pin as an output, it moans about jitter. 

 

Am I attempting the impossibe??  

 

:-) 

 

Pete
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.