Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Performing a signal for a certain time

Altera_Forum
Honored Contributor II
‎12-15-2014 12:54 PM
1,125 Views

Hi guys, 

How to write in VHDL code for performing out signal for a certain time ? The value of the time will be variable which depends form input value.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-15-2014 02:30 PM
456 Views

Use a counter.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.