Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Pin Planner group assignment problem

Altera_Forum
Honored Contributor II
‎03-26-2015 02:50 AM
1,277 Views

Hi, 

In Pin Planner, after I drag a group signal (say, dataa[7..0] ) from the "Groups" tab to IOBANK 7, in the "All Pins" window, the "Location" and "I/O Bank" remain empty, while I expect them to be automatically filled with "IOBANK_7" and "7', respectively. What's the problem?  

http://www.alteraforum.com/forum/attachment.php?attachmentid=10432&stc=1
Preview file
21 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-26-2015 03:45 PM
537 Views

I recommend you treat the pin planner very kindly (carefully) and assign individual signals - one at a time. dragging a group around it doesn't sound like something it's going to handle very well, even though it may well appear to support this. 

 

Cheers, 

Alex
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-27-2015 11:58 AM
537 Views

Thanks Alex, I understand now, just to make sure I didn't miss any functional operations. 

 

Thanks again!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.