Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17041 Discussions

Problem with low latency 100GE IP core.

ZLjus
Beginner
‎09-27-2018 03:51 PM
1,265 Views

I am trying to integrate low latency 100ge IP core into my platform designer project. The device is 1SG280HU2F50E2VGS1. The core does not possess an Avalon slave memory mapped interface. There is an interface called 'status' which has all the signals for connecting to the Avalon bus but is defined as 'conduit' so it does not mate with the Avalon master. How do I connect the core to the Avalon bus? Thanks.

0 Kudos

Link Copied

1 Reply
SengKok_L_Intel
Moderator
‎09-28-2018 06:16 AM
557 Views

Hi Zljus,

 

Yes, I can observe the same. The LL 100G and LL 40G is not fully ready in Platform Designer, and there should have some improvement in the further version. For now, i think we need to connect those signals manually at the top level of the design.

 

Best Regards -SK Lim​

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.