Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15478 Discussions

Problem with low latency 100GE IP core.

ZLjus
Beginner
840 Views

I am trying to integrate low latency 100ge IP core into my platform designer project. The device is 1SG280HU2F50E2VGS1. The core does not possess an Avalon slave memory mapped interface. There is an interface called 'status' which has all the signals for connecting to the Avalon bus but is defined as 'conduit' so it does not mate with the Avalon master. How do I connect the core to the Avalon bus? Thanks.

0 Kudos
1 Reply
SengKok_L_Intel
Moderator
132 Views

Hi Zljus,

 

Yes, I can observe the same. The LL 100G and LL 40G is not fully ready in Platform Designer, and there should have some improvement in the further version. For now, i think we need to connect those signals manually at the top level of the design.

 

Best Regards -SK Lim​

Reply