Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Programmer's Verification

Altera_Forum
Honored Contributor II
2,704 Views

What function does this feature have? Is readback supported?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,896 Views

Hi, 

 

you mean the checkbox "Verify" in the Quartus Programmer? It only seems to be available for flash memory, e.g. CPLD config or user flash memory. According to the Quartus help (http://quartushelp.altera.com/current/master.htm#mergedprojects/program/pgm/pgm_image.htm (http://quartushelp.altera.com/current/master.htm#mergedprojects/program/pgm/pgm_image.htm)), it verifies the contents of the memory against your programming file. Therefore, yes, it reads it back, but only for the purpose of verifying it. Doesn't look like you can download the data stream from the CPLD back to your computer. 

 

As far as I know, Altera FPGAs have no facility to read back the data stream, which is why this option is not available for FPGAs. However, the FPGAs have some special pins to indicate programming errors. 

 

 

Best regards, 

GooGooCluster
0 Kudos
Altera_Forum
Honored Contributor II
1,896 Views

Probably for security reason the read back is not allowed.

0 Kudos
Reply