Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15466 Discussions

Project upgrade from 17.1 to 18.0 failed

YP
Beginner
840 Views

I have an soc project created using Quartus 17.1. Windows 10.

Now I want to upgrade the tool to 18.0. When Qsys generates HDL, I got the following error

 

I have an HPS in my design. I am wondering how to fix this issue? what's the change in HPS from 17.1 to 18.0. ?

 

Error: border: add_fileset_file: No such file C:/Users/ypeng/AppData/Local/Temp/alt7819_2417341965196273813.dir/0020_border_gen/hps_sdram.v

  while executing

"add_fileset_file [file join $dest_subdir $dest_filename] $file_type PATH [file join $src_fulldir $filename]"

  ("if" then script line 54)

  invoked from within

"if {[lsearch -exact [split $valid_filesets ","] $fileset] != -1} {

 

if {[regexp {.*\.vh[do]} $filename] } {

set file_type "VHDL"

} elseif {[reg..."

  (procedure "alt_mem_if::util::iptclgen::advertize_file" line 18)

  invoked from within

"alt_mem_if::util::iptclgen::advertize_file $fileset ${sdram_outname}.v $tmpdir {} $fileset"

  ("if" then script line 3)

  invoked from within

"if {[string compare -nocase $fileset "QUARTUS_SYNTH"] == 0 ||

  [string compare -nocase $fileset "SIM_VERILOG"] == 0} {

 

alt_mem_if::util::iptclg..."

  (procedure "generate_hps_emif_component" line 44)

  invoked from within

"generate_hps_emif_component "hps" QUARTUS_SYNTH"

  ("if" then script line 2)

  invoked from within

"if {[info exists properties(SUPPRESS_SDRAM_SYNTH)] && !$properties(SUPPRESS_SDRAM_SYNTH)} {

generate_hps_emif_component "hps" QUARTUS_SYNTH

  } "

  (procedure "synth" line 8)

  invoked from within

"synth system_top_hps_hps_io_border"

 

I've attached the project created in 17.1. In you open it with 18.0, generate hdl in qsys, you will see the error.

 

Thanks!

0 Kudos
3 Replies
KhaiChein_Y_Intel
126 Views

Hi,

 

Generate HDL completed without error (see attachment). Can you check if my steps are correct?

 

1) unzip to_intel

2) launch the Intel Quartus Prime Standard Edition software version 18.0 build 614 and open the project

3) open system_top.qsys

4) click 'Generate HDL'

5) HDL generation completed without error.

 

Thanks

YP
Beginner
126 Views

My team-workers can reproduce the error, so I think it could be some Windows 10 env issue.

KhaiChein_Y_Intel
126 Views

Hi,

I tested in Windows10, the HDL generation is successful too.

 

In the error message, it is mentioned that

 

Error: border: add_fileset_file: No such file C:/Users/ypeng/AppData/Local/Temp/alt7819_2417341965196273813.dir/0020_border_gen/hps_sdram.v

 

Can you check if you have the file saved in directory above?

Reply