Q14.1 build nios system with jtag_uart problems

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Q14.1 build nios system with jtag_uart problems

1,496 Views

hello guys,i found some problems while using qsys system to build my nios cpu, the problem happens while using jtag-uart, there's no error message about qsys-system-builder, but there's about 5 errors in quartus-builder.

the image is the error happened again.

http://www.alteraforum.com/forum/attachment.php?attachmentid=10435&stc=1

and here is the error message.

Error (11176): Generation stopped, 4 or more modules remaining

Error (12154): Can't elaborate inferred hierarchy "sld_hub:auto_hub"

this built environment is quartus II 14.1 web edition

and my system is win8.1 x64 ,zhtw

and building project is "BeMicro MAX 10 FPGA Evaluation Kit"- On-die Temp Sensor (BeMicro)

https://cloud.altera.com/devstore/platform/14.1.0/on-die-temp-sensor-bemicro/

20 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.