Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
1,649 Views

QSYS export a signal and use as a connection

Hello,

 

I'm trying to debug an FPGA / NIOS design at the moment for an intermittent bug, I'd like to bring a number of internal NIOS signals to pins on my FPGA.

 

However when I set a signal (e.g. nios2_cpu debug_reset_request) to EXPORT I then loose that signal as a connection within the qsys_system.

 

I'm looking for a way continue using a signal as a connection but also set it for Export.

 

 

 

 

0 Kudos
2 Replies
Highlighted
Beginner
17 Views

In the case of debug_reset_request which is Reset Output, you can solve your problem by adding Reset Bridge component to your Platform Design.

0 Kudos
Highlighted
Retired Employee
17 Views

For other signals, use a pipeline bridge to connect signals internally to the system as well as be able to export them (connect them to slave side of bridge and export from the master side).

0 Kudos