Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Quartus II IOE assignment.

Altera_Forum
Honored Contributor II
‎10-09-2009 10:55 AM
1,741 Views

Hi all 

 

Whats the easiest way to make sure Quartus II put flops in IOElement ? Example, line would be very helpful. I would rather not use "pragmars" in the source code (Verilog). 

 

Also I seems to remember only a certain type of flops (i.e. either sync/async reset/set) can be put into IOE ? Advice on that will also be appreciated. 

 

Example pin assignment file would be very useful for me as well. 

 

Thanks everyone.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-12-2009 09:28 AM
1,052 Views

 

--- Quote Start ---  

Hi all 

 

Whats the easiest way to make sure Quartus II put flops in IOElement ? Example, line would be very helpful. I would rather not use "pragmars" in the source code (Verilog). 

 

Also I seems to remember only a certain type of flops (i.e. either sync/async reset/set) can be put into IOE ? Advice on that will also be appreciated. 

 

Example pin assignment file would be very useful for me as well. 

 

Thanks everyone. 

--- Quote End ---  

 

 

Hi, 

 

first of all you have to define FF's for your input and output signals. In the assignment editor you can specify "Fast Input Register" and "Fast Output Register" for the Input and outputs. 

 

Kind regards 

 

GPK
Preview file
509 KB
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.