Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Quartus II simulator

Altera_Forum
Honored Contributor II
‎08-07-2008 05:55 PM
1,205 Views

Hi, I want to know how to view internal signals in the simulation report, I get the next message: 

 

Warning: Can't find node "x[3]" for functional simulation. Ignored vector source file node.  

 

where x[] is a signal.  

 

My vhdl code adds three inputs: a,b,c.  

x<=a+b 

output<=x+c. 

 

And i want to view the parcial sum in x. 

 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-08-2008 06:47 AM
483 Views

You may put x as an output (only for temporary testing purpose) so you will have access to this node to view its behaviour inside the simulation.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.