Quartus II waveform editor always shows output as Forcing Unknown

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Quartus II waveform editor always shows output as Forcing Unknown

1,627 Views

I am using altera tutorial (Simulation of Verilog Designs) example in quartus II (ver9) and I always get output as 'Forcing Unknown'. I even tried out other verilog code examples also will get Forcing Unknown output (X) only.

Anyone know what's wrong? I suspected some setting problem but I do not know where to edit or check out. Please help.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.