- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How can you avoid these problems?
Thanks
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There is no "rd_outcken" signal in the memory blocks so that has to get implemented in a separate register, as you note.
Similar issue on the write side: there is no "wr_cken" signal for the memory blocks, so it has to add an AND gate up front.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi.
Altera memory blocks have 4 clock enable inputs:
clocken0, clocken1, clocken2, clocken3
and 6 parameters:
clock_enable_input_a, clock_enable_output_a,
clock_enable_input_b, clock_enable_output_b,
clock_enable_core_a, clock_enable_core_b.
By setting these parameters: "BYPASS" / "NORMAL" / “ALTERNATE” / “USE_INPUT_CLKEN” -
determines the connection and use of clock enable inputs.
Please see the attached file created by Quartus Prime Pro 24.1 IP PARAMETERS EDITOR.
I want to have a synthesizable RTL equivalent.
Thanks,
ELIT1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Give me some time to look into the design, I will get back to you soon.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, I manage to download your design to take a look.
One way to understand what are the RAM supported setting is by pulling out the IP from the IP catalog. Set whatever setting that you want and generate out the IP. From there, you can copy out the generated output content of the IP to your design to see what is actually supported.
I attached a screenshot for you to refer. Thanks
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Not sure if you have further question on this? If no, we shall close this forum thread.
Thanks,
Best regards,
Kenny Tan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I will continue to use RAM, created by Quartus Prime Pro 24.1 IP PARAMETERS EDITOR.
Please, close this thread.
Thanks,
ELIT1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks you for your feedback,
Just take note: the IP editor that you created, will generated some file. This file you can use it as verilog file if you wish to do that. But general advise is to use the .ip file as it is more clean and easier to debug for your whole design. We shall close the thread, thanks again.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We (Intel) have signed-off from the post as the question have been asnwered. You can “Bring It Back To Our Attention” by logging in to https://supporttickets.intel.com within the next 15 days for further support.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page