Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
15662 Discussions

Quartus Prime Pro Edition 27x 27 multiplier

Beng
Employee
271 Views

Hi guys, 

I'm new in Quartus. Had the first verilog code tested as below under Agilex device : AGFB014R24A2E2VR0. 

 

module sync_unsigned_27x27mul (out, clk, a, b);
	output [53:0] out;
	input clk;
	input  [26:0] a;
	input  [26:0] b;

	reg	[26:0] 	a_reg;
	reg	[26:0] 	b_reg;
	reg	[53:0]	out;

	wire 	[53:0]	mult_out;
	
	assign mult_out = a_reg * b_reg;

	always@(posedge clk)
	begin
		a_reg <= a;
		b_reg <= b;
		out <= mult_out;
	end
	
endmodule

 

From the compilation report, it said that I had 54x dedicated logic registers fitted into my logic (another 54x into my DSP block). In my design, I should have total of 108x registers. Would like to know what can/should I do to have the fitter places both of my input and output registers into the DSP blocks without using the logic registers? 

Beng_0-1606182991810.png

 

0 Kudos
2 Replies
SyafieqS
Moderator
228 Views

Hi Beng,


To target the dedicated DSP block architecture in Intel FPGA devices. there are recommended HDL coding styles. you may refer to link below related to Inferring Multipliers and DSP Functions(pg5). 


https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-design-recommenda...


Thanks,

Regards





SyafieqS
Moderator
208 Views

We do not receive any response from you to the previous question/reply/answer that I have provided, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply