Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16610 Discussions

Quartus Prime lite 15.1-Max10 Modelsim-Altera gate level simulation - infinite loop

Altera_Forum
Honored Contributor II
‎04-15-2016 05:10 PM
1,237 Views

Hi  

 

I am trying to run Modelsim-Altera gate level simulation from 

Tools -> Run simulation Tool -> Gate Level simualtion 

 

Every time I try to run, it responds "Rerun the EDA Netlist Writer".  

When I do re-run the netlist writer and try to re-run the simulation it responds with the same message. 

I am able to run an RTL simulation runs just fine form the Tools menu. 

 

That said, if I try to run RTL or Gate level simulations from the "Task" window, the simulations just hang !!!! 

 

Anyone experienced similar issues (that they resolved) 

 

Fionbarra
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎07-13-2016 08:42 PM
373 Views

Hi Fionbarra, 

 

Did you ever figure this out? I have the same issue. 

 

Thanks, 

 

Stuart
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-14-2016 08:45 AM
373 Views

 

--- Quote Start ---  

Hi Fionbarra, 

 

Did you ever figure this out? I have the same issue. 

 

Thanks, 

 

Stuart 

 

Hi Stuart. 

I did eventually sort this out with support form Altera support.  

Really a case of RTFM , but you know how it is ...... 

 

I had not included my testbench in the "NativeLink settings" in the "Simulation" Settings window.  

 

Let me know how you get on. 

 

Fionbarra
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.