Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Quartus Pro programmer fails: "sof is incompatible".

HEass1
Beginner
1,007 Views

Hi,

 

I recently installed Quartus Prime Pro 22.2 (using Win 10) and opened a project.  I updated all the IP and re-compiled from the beginning, successfully generating an sof.  There were no errors at this stage.  I tried to program the part and received the following error:

"File xyz.sof is incompatible - xyz.sof is compiled by ACDS 22.2.0, please recompile design using ACDS 22.1 or later."

 

There seems to be a tool issue - 22.2.0 is the latest and is clearly later than 22.1.

 

I did find information about  a possible problem with the reset release IP, but the solution was to recompile in a later Quartus version.  Any ideas gratefully received.

 

Thanks.

0 Kudos
4 Replies
Farabi
Employee
992 Views

Hello,


May I know what IP you try to compile? Do you have license for this IP?


regards,

Farabi


0 Kudos
HEass1
Beginner
980 Views

Hi,

 

I have a simple design, instantiating the reset_release IP, one F-tile 25G NRZ PHY and the F-tile PLL.  I believe I have the correct licenses to use those.

 

Thanks.

0 Kudos
HEass1
Beginner
959 Views

After trying a lot of things I finally got the compile and programming to go through.  I'm not 100% sure what fixed it, but I'm guessing that it was either that I manually regenerated (fully) all the IP, or that I removed a setting from the QSF file.  The setting was:

# Global setting
# I saw a note in the F-tile user guide that inappropriately setting this might cause a config error (p52).
# But that might just be if the power/gnd pins are tied off.
#set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON

0 Kudos
NurAiman_M_Intel
Employee
931 Views

Thanks for sharing your findings. We are glad that you can now move forward with your design. I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 Kudos
Reply