I wrote a verilog code of an FSM in Moore model. Timing analyser identified one of the states as a clock. There are some combinational blocks , the input parameters of the combinational block are driven from the FSM. Why is an FSM state being detected as clock? It should detect only the clock signal applied, ideally. How to do the reporting and timing closure in this case?