Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Quartus: Timing analysis

Aswathi
Beginner
222 Views

Hi Team,

I wrote a verilog code of an FSM in Moore model. Timing analyser identified one of the states as a clock. There are some combinational blocks , the input parameters of the combinational block are driven from the FSM. Why is an FSM state  being detected as clock? It should detect only the clock signal applied, ideally. How to do the reporting and timing closure in this case?

0 Kudos
2 Replies
sstrell
Honored Contributor III
201 Views

Can you provide the HDL code for the state machine and your .sdc file?  It's hard to figure out what's going on without this info.

SyafieqS
Moderator
180 Views

Hi Aswathi,


More information needed here e.g sdc,fsm hdl snippet would be better


Reply