Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17252 Discussions

Quartus v13.0, QSys possible bug in passing parameters

Altera_Forum
Honored Contributor II
‎05-12-2013 04:14 AM
1,050 Views

QSys from Quartus v13.0 on my PC does not pass any component parameters to the generated master Verilog file. Like if you instantiate a video sync generator component, you will not see any of its parameters passed to the Verilog source file. Could anyone confirm?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.