Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Question about Assignment Editor

Altera_Forum
Honored Contributor II
1,183 Views

Issue: I have system clock connected to pin 90 (dedicated input CLK14) of EPC16Q240. I configured node 'clk_ext' as input in my project and assigned it to pin 90 in assignment editor. Node 'clk_ext' feeds PLL1 input. Therefore I think it is necessary to assign this node to PLL in PLL-section of assignment editor. If I assign node 'clk_ext' to PLL1 in assignment editor then following compilation detects an error 'Can't assign node "clk_ext" to location PLL_1 -- node is type I/O pad' 

 

What I need to do if I want to assign node to PLL?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
462 Views

 

--- Quote Start ---  

Therefore I think it is necessary to assign this node to PLL in PLL-section of assignment editor. 

--- Quote End ---  

 

It isn't. Simply connect the clock input to a PLL instance. Quartus will automatically select a PLL that has this pin as dedicated clock input. If you need to change this selection for some reason, assign the location to a PLL instance, not to the pin.
0 Kudos
Reply