Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

RGMII MODE ethernet loop back program for cyclone 5 GT evaluation board

Altera_Forum
Honored Contributor II
802 Views

Hi 

 

I have cyclone 5 gt evaluation board. 

I want to check loop back test from board to my PC. 

I added triple speed Ethernet ip core in quartux-2 but it is not working,i attached my verilog code. 

can anyone have reference program for simple Ethernet loop-back test by quartux2 ? 

 

Thanks 

DEEPAK KUMAR
0 Kudos
0 Replies
Reply