Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

ROM at ModelSim - data port is in High-Z State

Altera_Forum
Honored Contributor II
2,036 Views

Hi all. 

Im new to FPGAs. 

I have built some circuit with ROM memory (added with MegaWizard).  

The problem is memory output port is in the High-Z state all the time. I have connected clock to 50M clock, and address bus to 10-bit binary counter. 

I have "uploaded" ROM init state file also. 

Can you help me?
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
1,169 Views

Do you have warnings in Modelsim related to unspecified ROM initialization file?

0 Kudos
Altera_Forum
Honored Contributor II
1,169 Views

I can't see nothing like that. But I attach all messages for query "ROM"

0 Kudos
Altera_Forum
Honored Contributor II
1,169 Views

Please help me, I will go crazy :| Timings are OK. Whats wrong with configuration?

0 Kudos
Altera_Forum
Honored Contributor II
1,169 Views

 

--- Quote Start ---  

Please help me, I will go crazy :| Timings are OK. Whats wrong with configuration? 

--- Quote End ---  

 

 

Configuration looks OK. Check Memory List in Modelsim.
0 Kudos
Altera_Forum
Honored Contributor II
1,169 Views

Memory list is empty. How I can load something? 

Also I noticed that warning: "Warning (113007): Byte addressed memory initialization file "127.hex" was read in the word-addressed format"
0 Kudos
Reply