Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
On an Arria V FPGA - what are the recommended pins for driving an output clock for a source synchronous interface ?
Hi Shai Kon,
You may refer to the pin connection guidelines at link below for the list of recommended clock pin.
For more complete information about compiler optimizations, see our Optimization Notice.