Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15317 Discussions

issue with auto-generated sopcinfo file contents

Matt1
Beginner
198 Views

hi,

I am using platform designer 18.0 and i am facing an issue with the sopcinfo file contents.

In my design i have interfaced alter_emif ip connected to h2f_axi_master of HPS and altera_emif _a10_hps ip is connected to emif port of HPS.

while checking the sopcinfo file after the successful generation of platform design, i found that the parameters are not described under the module name.

finally, i end up in facing the following error while creating the dts file from socpcinfo file.

"component fpga_emif1 of class alter_emif is unknown".

i followed the same process which is described in the rocketboards.org for the generation of dts file.

https://rocketboards.org/foswiki/Documentation/A10GSRDGeneratingTheLinuxDeviceTreeLTS?erpm_id=661430...

 

i am attaching sopcinfo ,

issue: line numbers: 48580 and 46698

this file is generated from a reference design from rocketboards.org

https://rocketboards.org/foswiki/Projects/A10AVCVPCIeRootPortWithMSI?erpm_id=6614306&erpm_id=6614306...

 

can somebody suggest some solutions!!

thanks in advance

0 Kudos
1 Reply
EBERLAZARE_I_Intel
145 Views

Hi,

 

First of all, I recommend that you create the device tree based on the one existing in the Linux kernel instead of using sopc2dts since that tool was created specifically for our GHRD.

 

Here is the guide:

https://rocketboards.org/foswiki/Documentation/HOWTOCreateADeviceTree

Reply