Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14968 Discussions

Relative paths in SystemVerilog

MTett
Beginner
1,144 Views

I want to include a text file I want to read and write to. However, verilog is unable to find the text in the current directory. How do I determine relative path in System Verilog.

 

I have tried the following with no luck(for reading only) and none works.

file = $fopen("data.txt", "r");   file = $fopen("./data.txt", "r");

However, absolute path works though, but that is not what I want.

0 Kudos
2 Replies
KennyT_Intel
Moderator
582 Views
It should work, can you attached your design.qar here to have a look? file = $fopen("data.txt", "r");
MTett
Beginner
582 Views

My bad. So basically I am using a tool(connects to modelsim) which automates the simulation of this design module against a testbench. So it works with the individual files as opposed to the project file. This could be the problem.

Reply