Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Avisos
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Required Quartus files

Altera_Forum
Colaborador Distinguido II
1.155 Vistas

My system recently crashed. However, before it crashed I had created the schematic of the CPLD I'm going to use and had a clean compile. I save all those files so I didn't have to do the layout again. I can open the project but come up with the message "Can't find design entity "jbe_1sec_timer" which isn't very descriptive. What are the main files I need to be able to reconstruct my previous work? Any suggestions would be helpful. Thanks...

0 kudos
1 Responder
Altera_Forum
Colaborador Distinguido II
474 Vistas

I am not familiar with the schematics part of Quartus, but to compile you need the hdl files. That is, if I understand correctly, what the error is telling you. Somewhere in your design there is a 1 sec timer. (or something with a name closely related. This is an entity (building-block) of a circuit. Becouse this building-block cannot be found, the design cannot be built.

Responder