Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Retiming inside LPM_DIV

Altera_Forum
Honored Contributor II
1,401 Views

Hello all, 

 

From my test Quartus can't move registers inside math of LPM_DIVIDE inferred automatically. 

There is a way to do it? 

 

Thank you
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
700 Views

The LPM_DIVIDE IP does cater for pipelining. However, how you infer that I don't know. I suspect you'll have to use the MegaWizard. 

 

You won't be able to insert registers 'part way' through the calculation unless you infer two LPM_DIVIDE blocks to perform the calculation required and I doubt that'll gain you anything. 

 

Cheers, 

Alex
0 Kudos
Altera_Forum
Honored Contributor II
700 Views

Nope - you have to instantiate a MW core rather than inference. 

This issue has been around a long time - I raised an enhancement request for this about 6 years ago. Still waiting...
0 Kudos
Altera_Forum
Honored Contributor II
700 Views

Using synthetizers like synplify retiming works. 

it seem a limitation of quartus that can't do retiming inside IP block.
0 Kudos
Altera_Forum
Honored Contributor II
700 Views

 

--- Quote Start ---  

Using synthetizers like synplify retiming works. 

it seem a limitation of quartus that can't do retiming inside IP block. 

--- Quote End ---  

 

 

Please raise an enhancement request with altera.
0 Kudos
Reply