Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Signal tap not working..URGENT please!

Altera_Forum
Honored Contributor II
1,705 Views

Hi, 

I am trying to simulate my ddr sopc nios design and i followed step by step[ instrctions for signaltap as given int he manual. It is indeed very straight forward. I do "Run analysis" in signal tap and then run my program in nios setting all parameters like trigger, blah-blah....But I don't see any waveforms in the signal tap.. 

Anything I am missing out??
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
505 Views

Did you insert the nodes you wanted to watch?

0 Kudos
Altera_Forum
Honored Contributor II
505 Views

oh yeah, for sure.. I can see all the nodes , but no waveforms!!

0 Kudos
Altera_Forum
Honored Contributor II
505 Views

sad? isn't it? 

I assume you also inserted clock node. Is your clock running. If not the signaltap may show momentary warning.  

or it may e waiting for a trigger 

I also suggest deleting database and signaltapand starting fresh.
0 Kudos
Reply