SignalProbe source to output delays missing in timing report

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

SignalProbe source to output delays missing in timing report

1,468 Views

I want to see what is the delay from signal source to output after I do SignalProbe. The Quartus handbook said that

--- Quote Start ---

The SignalProbe source to output delays screen in the Timing Analysis section of the

Compilation Report displays the timing results of each successfully routed

SignalProbe pin

--- Quote End ---

See page 5 of this document http://www.altera.com/literature/hb/qts/qts_qii53008.pdf

But when I follow what this document said, I don't see this information in Quartus.

Any idea why? Thanks in advance.

I am using Quartus 10.1 on Linux platform.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.