Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
17267 Discussions

SignalTap II does not capture full sample buffer

Altera_Forum
Honored Contributor II
‎07-06-2011 09:52 PM
1,399 Views

Hello, 

 

Whenever I set up SignalTap to have a particular memory buffer (2K, 4K, 8K, or 16K), I am never able to actually capture the entire memory buffer. It seems like I should be able to do this - for instance, Xilinx ChipScope Pro supports this, and the memory is available in the FPGA for a full capture. If I select a 16K memory buffer, I get output sample indices -2 to 14336 rather than 0 to 16384 as I'd expect (or some offset from that due to trigger position). 

 

Is there a way to get the full memory buffer? 

 

Thanks, 

 

Nathan
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-07-2011 04:57 AM
679 Views

The pre-trigger part of the buffer isn't filled, if the trigger occurs before.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.