Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

SignalTap advanced triggering?

Altera_Forum
Honored Contributor II
‎04-23-2013 03:02 PM
1,517 Views

Anyone got an example of how to setup advanced or sequential trigger-flow in SignalTap? 

I want to trigger a capture on the first '0' after say, 5 succesive '1's on my input, using a 10 x faster-than-my-data capture-clock. 

Or can I specify a serial pattern ("111110xxxx" and then trigger) to achieve the same? 

Mostly curious about what you can do - rather than desparate for a solution. 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-24-2013 01:38 PM
461 Views

The advanced trigger flow can become very complicated real fast when trying to do complex triggers. I would suggest instead to create a "state based" trigger flow instead of sequential. Then you are able to write a state machine, using counters and events.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.