Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15391 Discussions

SignalTap problem with SoCFPGA configured by HPS

Honored Contributor II


I have a problem using SignalTapII that occurs when the FPGA is configured by HPS. 


I have a design with u-boot bootloader and custom linux with drivers handling my FPGA IPcores. 


When I: 

1) pause u-boot; 2) load fpga from sof file with blaster; 3) boot linux from command line;  

everything works OK and i can hook up the SignalTapII and look at the signals. 


When I load the fpga with u-boot script from rbf file, my design: 

a) behaves little bit different (some reset issues? I Don't Know) 

b) I cannot hook up the SignalTapII connection. SignalTapII shows "Not compatible with the device" and "Program the device and continue" 


I generate rbf file with "File->convert programming file..." option in quartus 


Have You got any ideas what could go wrong?
0 Kudos
2 Replies
Honored Contributor II

It should work, are you sure that the rbf file is the correct one and not another version of your compiled project without signaltap, or a different instance of signaltap? 

Converting the file to rbf will not take away the signaltap module from the FPGA design.
Honored Contributor II

Thanks for the replay, 

I have quadriple-checked :D conversion and eventually it started to work. I'm suspecting some file access issues in my system (I have virtual machine and shared folders).  

Strangely the date of the file was different but the internals were outdated. 

Anyway, i guess the issue is resolved. 

Thanks again!