Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17051 Discussions

SignalTap: "not compatible" although SOF was freshly compiled

Altera_Forum
Honored Contributor II
1,262 Views

Hi, 

 

Currently working on a design for a EP2S30 using Quartus 7.1SP1, I'm almost unable to use SignalTap with this design; very often, it just fails to talk to the freshly compiled and downloaded configuration, telling me that my (unmodified) STP is "Not compatible with the device". It only works maybe 1 out of 10 times and I haven't found the cause yet. 

 

That's with full compilation. When switching to incremental compilation, which drastically reduces compilation time from 20 to just a few minutes, it seems to be able to talk to the instance in the FPGA but doesn't record data at all (or just a few signals). 

 

I have been searching through knowledge base and release notes but haven't found anything related yet. Any hints? 

 

Thanks in advance 

Kolja
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
545 Views

How comes that after hours of searching when you finally ask in public, the solution pops up just seconds later?  

 

SignalTap was downloading a SOF from the wrong place.  

 

(That doesn't explain the problems with incremental compilation though - they alreaddy appeared before I moved the SOF to a new place) 

 

Kolja
0 Kudos
Reply