Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15473 Discussions

Simple Compile in Q18.1 fails

JMart98
Beginner
533 Views

Error(13223): Verilog HDL or VHDL error: cannot open verilog file 'ip/mmdk1_cpu/mmdk1_cpu_nios2_gen2_0/altera_nios2_gen2_unit_191/synth/altera_nios2_gen2_rtl_module.sv'

 

0 Kudos
1 Reply
sstrell
Honored Contributor III
120 Views

I'm guessing you've added a Nios to your design. I'd go back to the parameter editor for it and regenerate, then compile again. You can also try deleting the project database folder (db or qdb depending on Standard or Pro edition) and recompiling.

 

It's hard to suggest anything more than that without knowing more about the design.

 

#iwork4intel

Reply