Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Simulating gate delays

appu69
Beginner
1,154 Views

Hey!

I recently started using Intel Quartus Prime Lite edition for simulating Verilog codes.

I came across the topic of gate delays in a book..

for eg. In a verilog code if I write a line of code as such :

 

module simple_circuit(A, B, C, D, E);

input A, B, C;

output D, E;

and #30 G1 (w1, A, B);

not #10 G2 (E,C);

or #20 G3 (D, w1, E);

endmodule

 

how do I view the simulation of gate delays.?

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
142 Views

Hi,

 

Look into example from below link.

https://wiki.eecs.yorku.ca/course_archive/2012-13/F/3201/_media/tutorial_quartusii_timing_simulation...

 

If you are using modelsim/VWF

Launch gate level simulation from tools/VWF->Run simulation Tools->Gate level/timing simulation. Before that you need to setup path go to tools->options->EDA Tools option->modelsim altera ->give the modelsim path example "C:\intelFPGA\17.0\modelsim_ase\win32aloem".

 

You can find more useful information from previous threads kindly check below threads.

https://forums.intel.com/s/question/0D50P00003yyIOXSA2/i-have-problem-with-functional-simulation-wit...

https://forums.intel.com/s/question/0D50P00003yyGJwSAM/help-whats-the-difference-between-functional-...

 

Regards

Anand

Reply