- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear all,
sorry for disturbing but I always have problems with these TTL compatible blocks. I've a simple design composed of a schematic bdf file including the 74148 component taken from the others/maxplus 2 library. The design compiles well. When I run the RTL simulation I get a complain regarding missing HDL files in the project. If I try to convert the bdf in HDL code, in order to add it to the project, I get many errors. The first one being: Design file contains illegal characters for Verilog HDL. When I run the Gate Level simulation I get an error for not loaded design. I also filed a SR with no answer from Altera. The project file is attached. Thx in advance.Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i attached a .zip with a work around
[list] [*]copy 74148.bdf from $QUARTUS_ROOTDIR/libaries/other/maxplus2 into the project directory [*]edit each of the input pin names (i used a text editor just because its easier) from 0N to p0N [*]copy the . bdf to edit_74148.bdf to avoid Quartus library name conflicts [*]if you want to use the symbol in a .bdf, create a .bsf. in 10.0 (for Linux only?) you may have to create HDL for the .bdf and create a symbol from the HDL instead of creating a .bsf for the .bdf directly. you will have to edit the symbol if you want it to look like Altera's [*]instead i created a Verilog file from x74.bdf, and edited the instantiation of \74148 to be edit_74148 and added the p prefix to all of the input pin names. then i edited the project to only include x74.v and edit_74148.v and was able to get through synthesis, so i expect simulation to work too[/list] you should be able to streamline the process for larger projects. for example, you may choose to keep 74148.bdf with its original name. Quartus should chose the local definition rather the one from the maxplus2 library- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for your detailed explanation.
Unfortunately this seems to be a QuartusII bug and not (as I hoped) my mistake. Probably Altera is keeping the maxplus2 libraries for campatibility only and is not developing it anymore. I think Altera should be clear if wants to support the maxplus2 library or not, at least in the near future.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
no, i don't think its your mistake. i would guess the libraries were probably provided for the transition between MAX+PLUS II and Quartus II
your time is probably best served writing HDL for those functions- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Probably Altera is keeping the maxplus2 libraries for campatibility only and is not developing it anymore...I think Altera should be clear if wants to support the maxplus2 library or not, at least in the near future. --- Quote End --- Why? Altera summarily ripped out the Quartus native simulator, .vwf support etc. They have intentionally allowed such legacy library incompatibilities to occur in the rush to get everybody on board with "standardized" HDLs and simulators. Altera have made formerly happy customers waste their employers' time and money trying to develop workarounds, and now force users to learn new, overblown simulation tools. Altera may have saved a little money, and bonuses have been paid, but they've exported $millions in headaches for formerly satisfied customers. Thanks, Big A.:rolleyes: //atemp99 -- stuck forever in Quartus II 9.1sp2

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page