Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

State Machine File Tutorial??

Altera_Forum
Honored Contributor II
‎04-14-2011 04:12 PM
2,613 Views

Hi, 

 

I'm new to using State Machine Files for design. Creating the FSM was easy, but I want to compile and implement. I'm using Quartus 9.0 with DE2 Boards. I have questions: 

 

1) Is there a tutorial walking you though designing and implementing using .smf? 

 

2) If I want to use both .smf and .bdf files in my project, how do I connect it all together? 

 

thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-15-2011 03:34 AM
1,794 Views

The Quartus II software saves the state machine diagram as a State Machine File (.smf). After defining the state machine logic, you can create a Verilog HDL or VHDL design file by clicking the Generate HDL File icon. You can then instantiate the state machine in your design using any design entry language.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.