Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Symbol File

Altera_Forum
Honored Contributor II
‎05-21-2009 09:29 AM
1,190 Views

Hi, 

 

I have 74138 decoder (image 74138), when I simulate this, it is all right(image 74138Sim). So, I generate symbol file, for other projects. I create new project, create new BDF file and include 74138.BDF to project. Then insert in new BDF file symbol 74138, connect IO (image 74138Sym) and I simulate this. But simulation is wrong(image 74138SymSim). Where is problem? Regards.
multiple-attachments.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.