Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15553 Discussions

Test ram module in quartus block diagram

SSpeetjens
Beginner
402 Views

I'm designing 265 bit ram with a 8 bit bus.

I'm currently testing a module but I get an error it has number 12014 and sais "Net IO[7..0] wich fans out to IO[7..0] cannot be assigned more than 1 value" but the whole reason for testing the modules is see what the input and output is.

0 Kudos
2 Replies
Vicky1
Employee
202 Views

Hi,

Could you please refer the below video & try at your end for your schematic ?

https://www.youtube.com/watch?v=0A7lC1Mh5-U

please let us know, how it works for you.

Regards,

Vicky

Vicky1
Employee
202 Views

Hi,

May I know any update?

Regards,

Vicky

Reply