Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

The proble of testbench

Altera_Forum
Honored Contributor II
‎09-05-2010 05:03 PM
1,240 Views

Hi! 

I am a newbie of the testbench,during the learning I meet some problem. 

 

There is something wrong with the "dataout/=i",maybe they are different type. 

what should I do to convert them into the same type? 

 

please help me.
multiple-attachments.zip
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎09-05-2010 11:11 PM
546 Views

Take a good look here: "vhdl math tricks of the trade" (http://http://www.synthworks.com/papers/vhdl_math_tricks_mapld_2003.pdf)

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-06-2010 07:58 AM
546 Views

You can't compare a std_logic_vector with an integer. Use the 'unsigned' type from ieee.numeric_std instead

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-06-2010 03:46 PM
546 Views

I get it,thank you!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.