Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

TimeQuest analyzer -> to display ALL paths

Altera_Forum
Honored Contributor II
‎11-05-2015 07:34 PM
1,185 Views

Hello, currently I have it displaying only 100 "most critical". Is it possible to tune it somehow to display all critical paths? I do not care about report file size and processing time.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-05-2015 08:41 PM
477 Views

Create a .tcl file in the project and put: 

report_timing -setup -pairs_only -npaths 10000 -panel_name "Failing Paths" -file "./output_files/TQ_failing_paths.txt" 

There is an option to only report paths with slack worse than X, I just don't know if off the top of my head, but add that so it only reports worse than 0ns. Then go to Assignments -> Settings -> TimeQuest and add the Tcl file so it runs as part of your compile.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.