Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15475 Discussions

TimeQuest command precedence for clock group

Altera_Forum
Honored Contributor II
1,071 Views

Hi Forum. 

 

In my system I got several clock domains and it is quite handy to set clock groups instead of false commands on thousands of paths. However it is not clear what happens to those ip fifo automatically generated sdc commands for crossing clock domains such as max delay or max skew. If they are then ignored then set clock groups is misleading and useless in my system.  

 

Any thoughts especially from Timequest gurus. Thanks in advance.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
113 Views

If possible try to avoid clock group constraint applied to the clock that used by any IP, you wouldn't know it may cut those crucial paths without any explicit warning, like dcfifo in your example. It's better to verify each of path and false-path it through wildcard *

Altera_Forum
Honored Contributor II
113 Views

Yeah, you can't use set_clock_groups if some of the cross-domain paths require analysis while others don't.

Reply